VIVADO Xilinx FPGA -Learn From The Beginning (+PCIe project)
FPGA development with Vivado design suite to design Xilinx FPGA FROM ZERO using VHDL or VERILOG language!
What you’ll learn
-
How to develop Xilinx FPGAs Using Vivado Xilinx tool.
-
30 plus lectures of well-structured, step by step content.
-
How to start a project from Zero from opening a new project until the final product for uploading the FPGA with your project.
-
Zynq 7000, explained and implementation.
-
Connecting Axi Bus to Zynq7000 peripherals and between IPs.
-
How to create Bit or Mcs file, and even uploading it to a development board!
-
How to open SDK project.
-
Axi-Bus, Streamed and Memory-mapped IP’s and differences.
-
Test Bench, what is it and how to write it.
-
How to simulate Vivado projects, using the Modelsim tool or Vivado.
-
How to setup the PCIe root complex write a full communication to the Pcie end point and how to simulate the PCIe.
-
Adding Xilinx IP to your project.
-
Adding ILA ,integrated logic analyzer, the strongest tool for real-time debug.
Who this course is for:
- Anyone who wants to start using Vivado in their career & get paid for their user experience design skills.
- Beginners who have never designed an FPGA before.
- Intermediate FPGA’s developers who want to level up their skills!
